Skip to content

Commit f1a6668

Browse files
pz9115xijing21
andauthored
Update GNU status (#374)
* Enhance GCC backend and resolve RISE-CI issues Updated the GNU toolchain backend for ZTT, optimized GEMM/GEMV operator verification, and reduced compilation time by approximately 5.05%-6.97%. Continued updates on Packed-SIMD extension and resolved issues found in RISE-CI operations. * Enhance ZTT GNU toolchain and add Zvzip 0.3 support Zvzip 0.3 version in GCC backend, updated API names, and included VLS support. --------- Co-authored-by: xijing <84754181+xijing21@users.noreply.github.com>
1 parent 0b070dd commit f1a6668

1 file changed

Lines changed: 10 additions & 0 deletions

File tree

‎20261013-ruyisdk-biweekly-78.md‎

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -68,6 +68,16 @@ RuyiSDK 软件的打包与分发工作:目前您可以直接在 GitHub 上查
6868
- 移植了 hypot, log10, log1p, sincospi, sinpi, tanpi 至现有的 newlib 向量数学框架。
6969

7070
### GCC
71+
- 完善了 ZTT 的 GNU 工具链后端,启动了 GEMM / GEMV 算子验证方案设计与优化,编译时间降低约 5.05%—6.97%,已经开始改善 GCC 后端的编译成本
72+
- https://github.com/ruyisdk/riscv-gcc/tree/ztt-dev
73+
- https://github.com/ruyisdk/AME-operator
74+
- 修复了 RISE-CI 运维中发现的一些问题
75+
- https://github.com/riseproject-dev/riscv-gnu-toolchain-ci/pull/2
76+
- https://github.com/riseproject-dev/gcc-postcommit-ci/pull/89
77+
- 持续推进 Packed-SIMD 扩展更新,已同步至0.6文档版本
78+
- https://github.com/riscv/riscv-p-spec/releases/tag/v0.6
79+
- 提交了 Zvzip 0.3 版本的 gcc 后端支持,更新了 API 名称,添加了 VLS 支持
80+
- https://patchwork.sourceware.org/project/gcc/patch/20261010020704.300115-1-jiawei@iscas.ac.cn/
7181

7282
### LLVM
7383

0 commit comments

Comments
 (0)